JPH0351137B2 - - Google Patents
Info
- Publication number
- JPH0351137B2 JPH0351137B2 JP8980483A JP8980483A JPH0351137B2 JP H0351137 B2 JPH0351137 B2 JP H0351137B2 JP 8980483 A JP8980483 A JP 8980483A JP 8980483 A JP8980483 A JP 8980483A JP H0351137 B2 JPH0351137 B2 JP H0351137B2
- Authority
- JP
- Japan
- Prior art keywords
- pulse
- periodic pulse
- periodic
- detecting
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Manipulation Of Pulses (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8980483A JPS59215115A (ja) | 1983-05-20 | 1983-05-20 | 位相差検出回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8980483A JPS59215115A (ja) | 1983-05-20 | 1983-05-20 | 位相差検出回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59215115A JPS59215115A (ja) | 1984-12-05 |
JPH0351137B2 true JPH0351137B2 (en]) | 1991-08-05 |
Family
ID=13980900
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP8980483A Granted JPS59215115A (ja) | 1983-05-20 | 1983-05-20 | 位相差検出回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59215115A (en]) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0771057B2 (ja) * | 1990-02-28 | 1995-07-31 | 松下電器産業株式会社 | ディジタル移動無線用フレーム同期方法 |
-
1983
- 1983-05-20 JP JP8980483A patent/JPS59215115A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59215115A (ja) | 1984-12-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR880009520A (ko) | 디지탈 데이타 메모리 시스템 | |
JPH07114348B2 (ja) | 論理回路 | |
JP3524577B2 (ja) | 動的クロック切り換え回路 | |
EP0769783B1 (en) | Synchronous semiconductor memory capable of saving a latency with a reduced circuit scale | |
US4636656A (en) | Circuit for selectively extending a cycle of a clock signal | |
JP3560793B2 (ja) | データ転送方法 | |
EP0379279A2 (en) | Data transmission synchroniser | |
JPH0351137B2 (en]) | ||
US6031396A (en) | Circuit for synchronizing asynchronous inputs using dual edge logic design | |
JPH04233014A (ja) | コンピュータ・システム | |
JP2556169B2 (ja) | クロック切替回路 | |
KR0182703B1 (ko) | 프로세서와 디바이스간의 타임 슬롯 스위치의 프레임 동기 발생회로 | |
JPH08125644A (ja) | クロックの同期化回路 | |
JPH01208791A (ja) | 半導体記憶回路 | |
JP2862926B2 (ja) | フレーム同期保護回路 | |
JP2000353939A (ja) | クロック信号同期式フリップフロップ回路 | |
JPH01147541U (en]) | ||
SU1128376A1 (ru) | Устройство дл синхронизации импульсов | |
JPH0738544A (ja) | クロック乗せ換え回路 | |
JPS61110253A (ja) | 同期化回路 | |
JPH0344212A (ja) | 論理パス多重化方式 | |
JPS63200639A (ja) | フレ−ムアライナ | |
JPH05206998A (ja) | 信号断検出回路 | |
JPH04321314A (ja) | 選択回路 | |
JPS60125011A (ja) | マスタ−スレ−ブ型フリップフロップ回路 |